Superscalar and VLIW processor design

Multiple instruction issue per clock

Goal: Extracting ILP so that CPI < 1 (or IPC > 1)

Superscalar: • Combine static and dynamic scheduling to issue multiple instructions per clock
  • HW-centric and less sensitive to poorly scheduled code
  • Predominant: PowerPC, Sparc, Alpha, HP-PA …

Very Long Instruction Words (VLIW):
  • Static scheduling used to form packages of independent instructions that can be issued together.
  • Relies on compiler to find independent instructions.

Example: A Superscalar MIPS
  • Issue 2 instructions simultaneously: 1 FP & 1 integer
  • Fetch 64 bits/clock cycle; Integer instr. on left, FP on right
  • Can only issue 2nd instruction if 1st instruction issues
  • Need more ports to the register file

<table>
<thead>
<tr>
<th>Type Pipeline stages</th>
</tr>
</thead>
<tbody>
<tr>
<td>Int. IF ID EX MEM WB</td>
</tr>
<tr>
<td>FP IF ID EX MEM WB</td>
</tr>
<tr>
<td>Int. IF ID EX MEM WB</td>
</tr>
<tr>
<td>FP IF ID EX MEM WB</td>
</tr>
<tr>
<td>Int. IF ID EX MEM WB</td>
</tr>
<tr>
<td>FP IF ID EX MEM WB</td>
</tr>
</tbody>
</table>

EX stage should be fully pipelined
1 load delay slot corresponds to three instructions!
Example instruction sequence:
Difficult to find a sufficient number of instructions to issue.

Can be scheduled dynamically with Tomasulo’s algorithm.

Limits to superscalar execution

Difficulties in scheduling within the constraints on number of functional units and the ILP in the code chunk

- Instruction decode complexity increases with the number of issued instructions.
- Data and control dependencies are in general more costly in a superscalar processor than in a single-issue processor.

Techniques to enlarge the instruction window to extract more ILP are important

Example: Very Long Instruction Word (VLIW) MIPS

- Independent functional units with no hazard detection.
- Compiler is responsible for instruction scheduling.
Limits to VLIW

Difficult to exploit parallelism: *n* functional units and *k* pipeline stages implies *n* × *k* independent instructions are being executed at a time.

Complexity increases with number of functional units

Code size.

No binary code compatibility.

**High-bandwidth instruction fetching**

If we intend to issue multiple instructions at a time, we must fetch multiple instructions at a time.

At first glance, this requires all of the fetched instructions to reside in the same cache line.
Inexpensive dual-porting: Interleaving

Realization:

- We don’t need to read out any two cache lines.
- We just need to read out two consecutive cache lines.

How can we do this by changing the cache hardware slightly, without adding associativity or full multiporting?
Simplified IBM PowerPC solution:

Static Scheduling

So far we have been talking about dynamic scheduling of instructions—the hardware detects instructions that can be issued together.

It is also possible to do this analysis at compile time. We can have the compiler reorder code to improve performance.

Static vs. dynamic scheduling
Dynamic

Superscalar

compiler

hardware

moderately scheduled code

dynamically reorder instructions

VLIW

Static

compiler

processor

hardware

moderately scheduled code

What are some of the advantages of dynamic scheduling?

What are some of the advantages of static scheduling?

Bottom line: Find a good combination of the two.

Support for high-performance static scheduling

Register pressure → large architectural register file
Branches → compile-time region formation
Ambiguous memory dependences → speculative loads
Static scheduling techniques

- Local scheduling (within a basic block)
- Loop unrolling
- Software pipelining (modulo scheduling)
- Trace scheduling
- Predication

Local scheduling

(+) Simple: No speculation (no region formation)

(–) Limited parallelism (usually < 2)

Example:

Loop: LD  F0, 0(R1)
(stall)
  ADD.D F4, F0, F2
(stall)
(stall)
  SD  F4, 0(R1)
  ADD  R1, R1, 8
  BNE  R1, xxx, Loop

\[\downarrow\]

Loop: LD  F0, 0(R1)
(stall)
  ADD.D F4, F0, F2
(stall)
(stall)
  SD  F4, 0(R1)
  ADD  R1, R1, 8
  BNE  R1, xxx, Loop

\[\downarrow\]

Loop: LD  F0, 0(R1)
(stall)
  ADDD F4, F0, F2
  ADD  R1, R1, 8
  BNE  R1, xxx, Loop
  SD  F4, -8(R1)

How many cycles/iteration?